This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC3200: Cortex-M4 to NWP interface communication

Other Parts Discussed in Thread: CC3200

I am developing Wi-Fi projects using CC3200 launchpad board.Can someone explain me what exactly happens on powering up(assuming a small Wi-Fi application) CC3200.

Where do Wi-Fi and peripheral drivers (resident in ROM) execute?

Where does the user application run? ( from external flash or internal RAM)

I would also like to get some details on the interaction between Cortex-M4 and NWP(network processor) to understand what latencies are involved when data transfer is initiated with a remote peer on the network.

Thanks

  • Karthik S88 said:
    I am developing Wi-Fi projects using CC3200 launchpad board.Can someone explain me what exactly happens on powering up(assuming a small Wi-Fi application) CC3200.

    Reading through the related technical documents will help you understand. See, link below.

    http://www.ti.com/product/CC3200/technicaldocuments

    - kel

  • Hi Karthik,

    To your other queries,

    WiFi host driver (simplelink) executes from internal RAM, core driver APIs (driverlib) executes from RAM (but can be made to execute from ROM on production devices CC3200JR).

    Application code executes from internal RAM (the bootloader loads from SFLASH).

    Apps processor <--> NWP processor works on an SPI interface that works at 20 MHz (production devices) and 13 MHz (Preproduction devices).

    Best regards,

    Naveen

  • Hi Naveen,

    Thanks for the input.Would like to understand more about that.

    There seems to be 2 SPI modules in the SoC diagram(Figure 1-1) : http://www.ti.com/lit/ug/swru367a/swru367a.pdf


    Apart from these two SPI modules,are there two more modules used internally by M4 and NWP respectively for M4 <-> NWP communication?


    Also,could you please clarify the following queries for pre-production devices and production devices:

    1) Which processor executes WiFi host driver(simplelink)?

    2) Which processor executes core driver APIs(driverlib) ?

    3) If i connect a JTAG debugger unit to CC3200 over a 4 wire JTAG or SWD interface,how and where does the JTAG locate the code to execute it?

    Thanks.

    Regards,

    Karthik

  • Hi Karthik,

    The only SPI available for application development is the GSPI.

    The simplelink host driver and driverlib APIs executes in the APPs processor. The code of driverlib may reside in ROM on production parts if chosen.

    The JTAG downloads the code to the APPs RAM and executes from there. It controls the APPs processor execution.

    Best regards,

    Naveen