This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2652R: Power On reset timing

Part Number: CC2652R

Team-

Customer is looking for timing diagram for power on to reset of the CC2652- do you have a timing diagram? 

I see entries in the data sheet regarding the BOD and the 1 us for the reset pin, but not seeing anything about cold boot power up to reset condition.  

Thanks!

-Steve

  • Hi Steve,

    Is the Reset to Active Wakeup Timing in Section 8.14.2 not what they are looking for?  The large variance in timing is explained by the footnote, so a cold boot power up should expect to take longer than a RST pin toggle hardware reset but will still change some depending on the VDDR capacitance value.

    Regards,
    Ryan

  • We did see that.  

    It is ambiguous if the "Reset to Active" includes the cold boot up case, and neither the table nor the footnote refer to the POWER ON scenario, i.e. cold boot.

    As written, the table appears to only cover the case when the device is held in reset during power on, and is then released from RESET.

    What would be great is a timing diagram that includes the BOD, etc... and time needed to get to a stable state- otherwise, probably just confirm what the upper limit of time required and what VDD slew rate is required to turn on the part properly.  

  • Steve,

    As Ryan mentioned, the startup time will depend on some characteristics external to the device and therefore I am unaware of any characterization done in this regard. In any case, I will ask around and see if I can get a confirmation on this.

    Best regards,

    Rafael