This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

edge shaping INT and level source INT for CC2430

Other Parts Discussed in Thread: CC2430, CC2530

In CC2430 CPU 18 INT sources, which are edge shaping INTs and which are  level source INTs? From the data sheet, it seems only P0,P1, P2 are level source INT. Correct?

 

Thanks

 

  • Rui,

    My understanding from the data sheet is that the P0, P1, and P2 lines are also edge-sensitive.  In Figure 10, there are boxes that show the edge sensitive logic, and the descriptions of the PICTL.P0ICON, P1ICON, and P2ICON bits describe these as being edge-sensitive.

  • Got you, it seems that all CC2430 INT are edge shaping?

    According the CC2430 datasheet, " As a general rule for pulsed or edge shaped interrupt sources one should clear CPU interrupt flag registers prior to clearing source flag bit, if available, for flags that are not automatically cleared"(page 50)

     

    But in HAL_ISR_FUNCTION() for P ports, its code is like this:

    P2IFG = 0; // Clear source interrupt flag for P2

    P2IF = 0; // Clear CPU interrupt flag for P2"

    it first clears the "source flag" and then "CPU INT flag", which is opposite to what describe in datasheet for edge shaping. what is the reason? Or the CPU INT flag has been auto-cleared when entering into ISR handler, then the later "P2IF = 0" is useless?

     

    thanks

     

    Rui

     

     

  • See this thread for a discussion of this topic on CC2530. The situation is the same on CC2430: http://e2e.ti.com/support/low_power_rf/f/158/t/148316.aspx