This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRIO Internal Clock

Hi,

To calculate link timeout and silence timer values for SRIO peripheral, SRV_CLK is used. Is SRV_CLK means input reference clock to SRIO peripheral?

DMA Clock is used in SP_RT_CTL for response timeout. How to calculate the DMA clock.

SYSCLK10 is given for SRIO Module. Is this used for SRIO DMA module.

Prescale value needs to be selected in Peripheral Setting Control register and Port IP Prescalar register. For which clock source this prescale divider will be used.

With Regards,

Senthil Kumar G