In the memory map I see numerous references to "Support Registers". It seems every peripheral has "support registers". What registers are these? I see no other references to "support registers" in the data sheet or TRM. Please clarify.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
In the memory map I see numerous references to "Support Registers". It seems every peripheral has "support registers". What registers are these? I see no other references to "support registers" in the data sheet or TRM. Please clarify.
Can you tell me a few register names and/or point me to the appropriate chapter in the DM8148 TRM? I have a better idea of what you're saying but I'm still not entirely clear.
Brad,
The TRM is a work in progress, so I'm not sure if the registers are included yet. We'll have to check.
Regards,
Marc
I'm looking in the latest data manual, sprs647a, at Section 2.12.3 "L4 Memory Map".
Brad,
Did you ever find out what the "Support Registers" are?
Viet, Marc,
The address range starting at 0x48029 (I2C0 Support Registers) appears in the DM8168 memory map in the evm816x.gel file but this address range does not seem to be used for any commands in the gel file.
Could we ask one of the IP owners for any one of the several IP blocks?
Regards,
Randy
All I've been able to determine is that the "support registers" are really tied into the interconnect. In other words, if you see something like "I2C0 support registers" it's really referring to registers in the interconnect for the port connected to the I2C. The only place I've seen any documentation related to this feature is in the OMAP4 TRM. You can find a public TRM for the OMAP4460 here. Chapter 13 discusses the interconnect. If you go to Section 13.3.5 "L4 Interconnects Register Manual" you'll notice immediately how similar the setup is to what you're seeing in DM814x/DM816x, i.e. everything is a 4KB section.
Brad,
I just went through the same thing myself, read the L4 memory map section of the datasheet and scratched my head wondering what these support register are. I hope TI gets this clarifid in the TRM. Anyways, the reason I'm replying is, do you know if I should be worried about these registers as far as needing to configure them or are the reset defaults sufficient?
Thanks