Looking at the memory map given in the EZSDK FAQ has me confused about what the physical address limits for CMEM may be:
http://processors.wiki.ti.com/index.php/EZ_SDK_FAQ
I get the impression a particular region has been set aside just for CMEM. It would help if the actual memory addresses had been included in the diagram. How is the CMEM area related to the kernel memory map given in the PSP Data Sheet? For example, if I wanted to allocate a pool of 6 buffers of 400000 bytes, what would the physical address limits be? I appears that the start address, unlike that given in the examples, cannot be 0x0.
I have U-boot in NAND flash:
My boot args:
setenv bootargs 'console=ttyS2,115200n8 rw mem=166M earlyprintk vram=50M ti816xfb.vram=0:16M,1:16M,2:6M root=/dev/nfs nfsroot=192.168.1.100:/home/lholeva/targetfs,nolock ip=192.168.1.10:192.168.1.100: 192.168.1.100:255.255.255.0:c6a8168:eth0:off'
setenv bootcmd 'tftp 0x81000000 uImage-c6a816x-evm.bin;bootm'