• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 928 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

error: OMAP-L138 to capture raw image data via the VPIF

Xiaowen Liu
Prodigy 105 points
Other Parts Discussed in Thread: OMAP-L138

I am using OMAP-L138 to capture raw image data  via the VPIF.  However, there is no image shown. Vsync and hsync are available from the camera.  I am not sure the registers configure is right, especially the register:  VPIF_INTEN_SET and  VPIF_INTEN_CLR

Any suggestions or comments are welcome. Thanks.

  • 0
    TI__Guru** 116100 points
    Are you working with custom board or LCDK board ?
    Have you referred our facedetect example code which has VPIF capture/display module ?

    It will take input from composite and would give output to VGA.
    If you need to change the source (camera & LCD) then you may want to change the code accordingly like camera init and PCLK etc.,
  • 0 in reply to Titusrathinaraj Stalin
    Prodigy 105 points
    Hi Titus,

    I am working on LCDK board and referenced the face detection example. There is no problem to get image for face detection. However, I cannot get image for RAW image capture. To figure out the problem, I use FPGA to generate the clock, Vsync and hsync signals for OMAP-L138. But, there is no interrupt signals generated in VPIF. Value of some registers:
    -------------------------
    VPIF_INTEN = 0x13
    VPIF_INTSET = 0x13
    VPIF_INTCLR = 0x0
    VPIF_INTSTAT = 0x0
    -----------------------------

    Titus, could you check the value of these registers? Thanks.
  • 0 in reply to Xiaowen Liu
    TI__Mastermind 35645 points

    Hi,

    To my opinion, we would generally represent VPIF frame interrupts for channels 0,1,2,3, I mean, we will set these registers like VPIF_INTSET, VPIF_INTCLR, VPIF_INTSTAT, VPIF_INTEN for each frame (FRAME0, FRAME1, FRAME2, FRAME3). Please check the hw_vpif.h include file for the values to be configured from the below path:

    ~\Texas Instruments\pdk_C6748_2_0_0_0\C6748_StarterWare_1_20_03_03\include\hw\hw_vpif.h

    Please check the values below:

    /* INTEN */

    #define VPIF_INTEN_ERROR                        (0x00000010u)

    #define VPIF_INTEN_FRAME3                       (0x00000008u)

    #define VPIF_INTEN_FRAME2                       (0x00000004u)

    #define VPIF_INTEN_FRAME1                       (0x00000002u)

    #define VPIF_INTEN_FRAME0                       (0x00000001u)

    /* INTSET */

    #define VPIF_INTSET_ERROR                       (0x00000010u)

    #define VPIF_INTSET_FRAME3                      (0x00000008u)

    #define VPIF_INTSET_FRAME2                      (0x00000004u)

    #define VPIF_INTSET_FRAME1                      (0x00000002u)

    #define VPIF_INTSET_FRAME0                      (0x00000001u)

    /* INTCLR */

    #define VPIF_INTCLR_ERROR                       (0x00000010u)

    #define VPIF_INTCLR_FRAME3                      (0x00000008u)

    #define VPIF_INTCLR_FRAME2                      (0x00000004u)

    #define VPIF_INTCLR_FRAME1                      (0x00000002u)

    #define VPIF_INTCLR_FRAME0                      (0x00000001u)

    /* INTSTAT */

    #define VPIF_INTSTAT_ERROR                      (0x00000010u)

    #define VPIF_INTSTAT_FRAME3                     (0x00000008u)

    #define VPIF_INTSTAT_FRAME2                     (0x00000004u)

    #define VPIF_INTSTAT_FRAME1                     (0x00000002u)

    #define VPIF_INTSTAT_FRAME0                     (0x00000001u)

    Thanks & regards,

    Sivaraj K

    -------------------------------------------------------------------------------------------------------

    Please click the Verify Answer button on this post if it answers your question

    -------------------------------------------------------------------------------------------------------