Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 749 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB925Q I2S_CLK frequency

Daisuke Maeda
Guru 20035 points

DS90UB925Q datasheet (SNLS407C) describes : "The bit rates of any I2S bits must maintain one fourth of the PCLK rate". Does this mean if PCLK is 32MHz the I2S_CLK frequency must be 8MHz?

On the one hand, FPD-Link III application note (SNLA221) describes : "I2S_CLK frequency for DS90Ux92x devices must be maintained below PCLK/2 or 12.288MHz, whichever is lower."

For DS90UB925Q, can the I2S_CLK frequency be lower than PCLK/4? If PCLK is 32MHz can the I2S_CLK frequency be 1.411MHz?

Best regards,

Daisuke