Hello,
I wanted to share a discovery (probable errata) I made with regards to triggering ADC Module0 from PWM Module1. From page 871 of the March 08, 2012 data sheet:
The ADCTSSEL register specifies which PWM module is selected with the EMn bit field in the ADC Event Multiplexer Select (ADCEMUX) register. The register resets to 0x0000.0000, which selects PWM module 0 for all generators.
This March 08, 2012 data sheet revised the bit field placement in ADCTSSEL from its predecessor, but is still does not seem to match the functioning of the device. In my test code, SS1 is to be triggered from PWM Module 1. According to the data sheet, ADCTSSEL = 0x00001000 would patch the trigger from PWM Module 1 to the SS1 selection field in ADCEMUX. This does not work, as SS1 continues to be triggered by PWM Module0. After trying various bit positions, I found that ADCTSSEL = 0x00100000 works (directs PWM Module1 to SS1). Note - this bit positioning _should_ affect the SS2 trigger mapping, but actually acts on SS1's trigger mapping.
TI: Can you please research and comment? Either there is a device/documentation problem or I am severely misreading the datasheet. Also, will this affect revision A3? Will the Driver Library eventually include support for ADCTSSEL?
Thank you!
Regards,
Dave