TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 10 results View by: Thread Post Sort by
  • ADC34J43: What is the default values of registers after RESET?

    John11513
    John11513
    TI Thinks Resolved
    Part Number: ADC34J43 Hi experts, The datasheet says the device should be hardware reset to its default values after power up. However the datasheet does not introduce what is the default values after reset. How can I get this information? Thank you…
    • over 2 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADC34J43: Data converters forum

    diverger
    diverger
    Resolved
    Thanks. I tried the GUI tool for the EVM. And finally figure out that PLatinum isn't 'smart' enough to get solutions I need, I must manually change some settings to get correct frequency output.
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADC34J43: SYSREFP, SYSREFM, SYNCP~, SYNCM~ interface to LVDS

    diverger
    diverger
    Resolved
    Thanks for your help. I'll try that. Actually, I have tried to find a chip can translate standard LVDS to SLVDS, but with no luck.
    • over 6 years ago
    • Data converters
    • Data converters forum
  • ADC34J43: JESD204

    Lolo
    Lolo
    TI Thinks Resolved
    Part Number: ADC34J43 Other Parts Discussed in Thread: ADC3443 Hello, In the ADC34J43 version, there is a digital gain option to set the FS swing between 1Vptp and 2Vptp with the registers at the addresses 02h to 05h. If I'm selecting 1Vptp (digital…
    • over 8 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43EVM: SPI communication to the ADC34J43 EVM

    Kfir Avidan
    Kfir Avidan
    Resolved
    Part Number: ADC34J43EVM Other Parts Discussed in Thread: ADC34J43 Hello, A question please, about the SPI communication to the ADC34J43 EVM: I wish to configure the ADC from an external FPGA, assembled on a different board. I saw that there is…
    • Resolved
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • LMK04832: Termination about LCPECL

    diverger
    diverger
    Resolved
    Part Number: LMK04832 Other Parts Discussed in Thread: ADC34J43 , ADC34J43EVM I'm designning a board based on lmk04832 and adc34j43, taking ADC34J43EVM as reference. And I feel the termination schema is like a black box, especially for LCPECL output.…
    • Resolved
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • ADC3443: FS

    Lolo
    Lolo
    TI Thinks Resolved
    Part Number: ADC3443 Other Parts Discussed in Thread: ADC34J43 , Hello Can I use the registers of the digital gain (addresses 02h to 05h from the ADC34J43) for the ADC3443 (no JESD version) if I want to change the FS between 1 Vptp and 2Vptp ? and how…
    • over 8 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADC34J42EVM: Need ADC34J42 EVM with configuration file having 50 MSPS sampling rate.

    Ayyappan Muthukrishnan
    Ayyappan Muthukrishnan
    Resolved
    Hi Dan, For replies marked in bold underlined to the following queries below I still have doubts. 2) By specifications of ADC 34J42 EVM it's maximum Sampling rate is 50 MSPS according to Introduction part in page 3 in the user guide in the following…
    • over 6 years ago
    • Data converters
    • Data converters forum
  • RE: Seeking advice to digitize 256+ outputs on .5mm- pitch at 40MSPS+ with 14bit+ SNR on Imager Chips.

    Matt Guibord
    Matt Guibord
    Hi Mike, Without reading into too much of the details, have you taken a look at the ADC34J43? Quad channel 14-bit in a small 7x7mm package. Very low power, so thermal design shouldn't be an issue with such high density. The JESD204B output interface is…
    • over 11 years ago
    • Data converters
    • Data converters forum
  • RE: TSW1400EVM: TSW1400EVM, ADC3423

    jim s
    jim s
    slau579d.pdf Leejh, Connect a 80Msps clock (or lower) to SMA J9 with a power of at least 10dBm. See section 1.4 and figure 7 of the attached ADC3423EVM User's Guide. Regards, Jim
    • over 6 years ago
    • Data converters
    • Data converters forum

Didn't find what you are looking for? Post a new question.

  • Ask a new question