TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 9 results View by: Thread Post Sort by
    Answered
  • ADC34J43EVM: Power supply grouping of LMK04828

    diverger
    diverger
    Resolved
    Part Number: ADC34J43EVM Other Parts Discussed in Thread: LMK04828 , In ADC34J43EVM, it seems some power pins for LMK04828 are designed to share same power rails. What's the reason to do like this?
    • Resolved
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43EVM: The purpose of 'JESD CORECLOCK'

    diverger
    diverger
    Resolved
    Part Number: ADC34J43EVM I find on the board's JESD interface, beside CLK*, SYSREF*, there is another clock called 'JESD CORECLOCK'. What's the usage of it? I want to use it with Xilinx FPGA, so I wonder if this is mandatory for Xilinx JESD IP Core? …
    • Resolved
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43EVM: About LVDS to LVPECL DC coupled translation of SYNC pin

    diverger
    diverger
    Resolved
    Part Number: ADC34J43EVM I don't understand well about this. SYNCP and SYNCM of the board are intended to DC coupling with LVDS, right? But CLK and SYSREF are intended to LVPECL AC coupled, why SYNC is LVDS DC coupling? And the datasheet says…
    • Resolved
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43EVM: SPI communication to the ADC34J43 EVM

    Kfir Avidan
    Kfir Avidan
    Resolved
    Part Number: ADC34J43EVM Other Parts Discussed in Thread: ADC34J43 Hello, A question please, about the SPI communication to the ADC34J43 EVM: I wish to configure the ADC from an external FPGA, assembled on a different board. I saw that there is…
    • Resolved
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43EVM: ADC Data Code always keep ~8200

    user5231070
    user5231070
    Resolved
    Part Number: ADC34J43EVM Other Parts Discussed in Thread: TSW14J50EVM , Dear TI E2E, I have two problem which using ADC34J43EVM and capturing by TSW14J50EVM. I follow the ADC3xxx, ADC3xJxx EVM User’s Guide to setting EVM broad, ADC3000 GUI, and…
    • Resolved
    • over 8 years ago
    • Data converters
    • Data converters forum
  • Answered
  • LMK04832: Termination about LCPECL

    diverger
    diverger
    Resolved
    Part Number: LMK04832 Other Parts Discussed in Thread: ADC34J43 , ADC34J43EVM I'm designning a board based on lmk04832 and adc34j43, taking ADC34J43EVM as reference. And I feel the termination schema is like a black box, especially for LCPECL output.…
    • Resolved
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: ADC34J43: SYSREFP, SYSREFM, SYNCP~, SYNCM~ interface to LVDS

    dBrock
    dBrock
    Resolved
    Hi Diverger, I believe both 2.5 and 1.8V based LVDS still have the same common mode (1.25V) and differential swing (350 mV), so use which ever one is more convenient for your FPGA. On the ADC34J43EVM, I am able to establish the JESD link without the…
    • over 6 years ago
    • Data converters
    • Data converters forum
  • Answered
  • ADC34J43: Data converters forum

    diverger
    diverger
    Resolved
    Part Number: ADC34J43 Other Parts Discussed in Thread: LMK04832 , , , LMK04828 I'm planning a DAQ system with ADC34J43 + LMK04832 + FPGA. And take ADC34J43EVM as reference. My target sample rate is 80M. So, the clock goes to the 'CLKP' and 'CLKM'…
    • Resolved
    • over 6 years ago
    • Data converters
    • Data converters forum
  • RE: TSW1400EVM: TSW1400EVM, ADC3423

    jim s
    jim s
    slau579d.pdf Leejh, Connect a 80Msps clock (or lower) to SMA J9 with a power of at least 10dBm. See section 1.4 and figure 7 of the attached ADC3423EVM User's Guide. Regards, Jim
    • over 5 years ago
    • Data converters
    • Data converters forum

Didn't find what you are looking for? Post a new question.

  • Ask a new question