Filter by Reset

All
Forums (33)
  • Clock & timing (31)
  • Interface (1)
  • Logic (1)
  • View all
Technical Articles (0)
Wikis (0)
Files (0)
Groups (0)
FAQ
  • Show only FAQs
Reply
  • Resolved
  • TI thinks resolved
  • Answer suggested
  • Has replies by TI employees
  • Has replies
Creation Date
  • Any
  • Past Week
  • Past Month
  • Past 3 Months
  • Past 6 Months
  • Past Year
From
To


Search tips
Showing 33 results View by: Thread Post Sort by

  • CDCDB800: IBIS model

    TI Thinks Resolved
    Part Number: CDCDB800 Tool/software: The IBIS model for CDCDB800RSLT datasheet pins does not match with IBIS model pins.Also unable to select manually. Regards

  • CDCDB800: clock buffer

    TI Thinks Resolved
    Part Number: CDCDB800 Tool/software: Hi, CDCDB800 clock buffer is used in my design, in order to route REFCLK from x16 MCIO connector to eight x2 lane SSD. Please clarify the following doubts regarding the routing of the same: REFCLK from x16 MCIO connector…
    • Answered

  • CDCDB800: What is DB800ZL?

    Resolved
    Part Number: CDCDB800 Tool/software: Hi team - I see in the CDCDB800 that it is a DB800ZL-compliant part but I can't find any documentation about what DB800ZL compliance means. Do we have the standard specification for DB800ZL? Some specifications indicate…
    • Resolved
    • Answered

  • CDCDB800: CDCDB800RSL Clock output VOH level

    Resolved
    Part Number: CDCDB800 Tool/software: Hello, at TI, What Clock output VOH can be expected for this part on a single pin. The spec shows VOH = 225 - 270mV on page 7. Is this correct? It seems low. Thanks, Tom
    • Resolved
    • Answered

  • CDCDB800: 8 OUTPUT CLOCK BUFFER

    Resolved
    Part Number: CDCDB800 Hi, F or clock buffer CDCDB800, we can enable the clk out either by enabling the SMB enable bit(OUT_EN_CLK) or via OE# hardware pins. a) If I intend to use SM Bus register instead of hardware pins, will the register setting retain…
    • Resolved

  • CDCDB800: 8 OUTPUT CLOCK BUFFER

    Part Number: CDCDB800 Hi, In our design x16 lane PCIe is splitted into 4x4 lane ports at endpoint, so we need a clock buffer. I opted CDCDB800 ,since each x4 should support dual port feature, thus x16 lane to 4x4 , will work as 8x2 lane, thus 8 REFCLK…

  • CDCDB800: crosstalk and slew rate of CDCDB800

    TI Thinks Resolved
    Part Number: CDCDB800 Hello expert, May we have your help to provide the value for crosstalk and slew rate of CDCDB800? Thanks a lot! Best regards, Ann Lien
    • Answered

  • CDCDB800: CLKIN input AC termination(translation from LVDS to LP-HCSL)

    Resolved
    Part Number: CDCDB800 Hi E2E expert, we have an application scenario that LVDS to LP-HCSL, for CLKIN of CDCDB800, plz help to check on the questions below: 1. as LVDS input to CDCDB800, does the input need extra 100Ohm termination？ 2. for AC termination…
    • Resolved

  • CDCDB800: support 25MHz output

    TI Thinks Resolved
    Part Number: CDCDB800 Other Parts Discussed in Thread: LMK00338 Hi Expert, my customer want to use CDCDB800 both for 25MHz and PCIe100MHz, but our datasheet, it only support 50M-250MHz. so could you help to check why we couldn't support 25MHz, our P2P…

  • CDCDB800: The reflow stage we cannot reduces the amount of voiding seen

    TI Thinks Resolved
    Part Number: CDCDB800 Hi, Support Team About CDCDB800 the reflow stage we cannot reduces the amount of voiding seen.... Currently our Epad void ratio is 25% have any side effect? or follow IPC-7093, if Epad void ratio is lower 50%. its good enough? …
1 2 3 4

Didn't find what you are looking for? Post a new question.