• CDCDB803: VDD=0V, CLKout=2V

  

  Naizeng Wang

  TI Thinks Resolved

  Part Number: CDCDB803 Hi team, After power off, Vdd is 0V, the clkout should also be 0V. but due to the leakage current of other circuit, the clkout is 2V. Is there any risk?

  • 5 months ago
  • Clock & timing
  • Clock & timing forum

• CDCDB803: Parallel Clock Buffer

  

  Johann Fort

  TI Thinks Resolved

  Part Number: CDCDB803 Other Parts Discussed in Thread: LMKDB1120 , Hello, I am looking to use two clock buffers in parallel with two CDCDB803 components. Inputs are connected to a PCIE Gen 4 clock Is this setup feasible? How can I optimize this…

  • over 2 years ago
  • Clock & timing
  • Clock & timing forum

• CDCDB803: Can CKPWRGN_PD# be pulled high for non-smb operation

  

  first_name Grant

  TI Thinks Resolved

  Part Number: CDCDB803 I would like to use the CDCDB803 in an application without a micro-controller. Will pulling CKPWRGN_PD# high, to VDDR, be sufficient for the part to work? All OE pins will be tied to ground.

  • over 2 years ago
  • Clock & timing
  • Clock & timing forum
Answered

• CDCDB803: Questions about the Clock input/output circuit configuration of CDCDB803.

  

  Seung-Gon Hong

  Resolved

  Part Number: CDCDB803 Hi, I have the below question about cdcdb803 . 1. How should the circuit of the CLKIN pin be configured when a 3.3V level cmos single-ended signal is used as an input? 2. How should the circuit of the CK0~CK7 output pins…

  • Resolved

  • over 4 years ago
  • Clock & timing
  • Clock & timing forum

• CDCDB803: External Terminations

  

  first_name Grant

  TI Thinks Resolved

  Part Number: CDCDB803 The data sheet uses the phrases "Typically connected directly to PCIe differential clock inputs", and "integrates a large amount of external passive components". I interpret this to mean this to mean the typical external termination…

  • over 3 years ago
  • Clock & timing
  • Clock & timing forum
Answered

• CDCDB803: CKPWRGD_PD# state if not using SMBUS

  

  M T

  Resolved

  Part Number: CDCDB803 Other Parts Discussed in Thread: CDCDB800 , CDCDB400 If not using SMBUS, can the CKPWRGD_PD# pin be left no connect (and pulled low via 180K pulldown)? Or should it be pulled high? The pin configuration section states "If unused…

  • Resolved

  • over 3 years ago
  • Clock & timing
  • Clock & timing forum
Answered

• CDCDB803: A Few quick questions

  

  Cameron Perl

  Resolved

  Part Number: CDCDB803 Hey team, Just a few questions regarding the 1:8 clock buffer! What is the common mode for clock input? If AC coupled, does it need to be biased? Does clock input have internal termination or not? Thanks for your…

  • Resolved

  • over 4 years ago
  • Clock & timing
  • Clock & timing forum
Answered

• CDCDB803: selectable SMBus addresses consult

  

  Stanley Dai

  Resolved

  Part Number: CDCDB803 Other Parts Discussed in Thread: CDCDB800 , Hi Team, I check the D/S between CDCDB800 and CDCDB803, the major difference I find is that CDCDB803 has selectable SMBus addresses function. I'm quite curious about the usage of this…

  • Resolved

  • over 4 years ago
  • Clock & timing
  • Clock & timing forum

• Replace Renesas & SiTime Data Center PCIe Clocking Solutions with TI Buffers & Oscillators.

  

  CP Ong

  Part Number: LMKDBXXXX Other Parts Discussed in Thread: LMK6B , LMKDB1113 , LMKDB1116 , LMKDB1216 9QXL2001, RC19020, RC19008, RC19204, RC19004, RC19202, RC19002, 9ZXL0851E, 9ZXL0853E, 9ZXL0451E, 9QXL1200, RC19208, RC19013, RC19016, RC19216, SiT9501…

  • 5 months ago
  • Clock & timing
  • Clock & timing forum
Answered

• CDCDB800: Thermal pad size consult

  

  Stanley Dai

  Resolved

  Part Number: CDCDB800 Other Parts Discussed in Thread: CDCDB803 Hi Team, Customer is consulting the detailed size of thermal pad. Pls help us here because our D/S doesn't contain it. Best, Stanley

  • Resolved

  • over 4 years ago
  • Clock & timing
  • Clock & timing forum

Didn't find what you are looking for? Post a new question.