The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.
Part Number: LMK03033 Tool/software: Hello team,
How to terminate unused LVDS and LVPECL output pins? Even if disabling by register, the customer wants to avoid any interference from unused output just in case.
- Floating
- Connect P and N by 100ohm …
Hi Kadeem,
So we replaced the 2nd stage LMK03033s with LMK01000 and that looks good: inputs and outputs are in phase and the timing for the ADC is about the same for ADCs clocked by the same LMK01000 or different LMK01000s (about 120 ps each case)
The…
Part Number: LMK03033 I found a circuit problem recently, and the problem is that I feed a 10MHz refernce clock with 3 Vpp to LMK03033. The datasheef recommanded maximum value is 1.6Vpp. The function seems worked many years, but I sitll want to know if…
Part Number: LMK03033 Good day! I have a problem with LMK03033 configuration. I used the following registers (verilog):
32'h80000000, 32'h00030300, 32'h00030301, 32'h00030302, 32'h00030303, 32'h00030304, 32'h00030305, 32'h00030306…
Other Parts Discussed in Thread: LMK03033 Dear All,
I'm Alice working as TI Korea FAE.
My customer request theta jb for LMK03033. Customer using this information for thermal model simulation in LMK03033.
Could you share this information?
Best regards…
Other Parts Discussed in Thread: LMK03033 , CODELOADER Hi members.
This is Ben. Professor , please.
Engineer is considering LMK03033. The Uwire interface board used LMK03033 setteing PLL. This board used windowsXP and 32bit. it is correct operation. Engeer'…
Other Parts Discussed in Thread: CLOCKDESIGNTOOL , LMK03033 , LMK03002 , LMK03806 , ADS6442 , LMK00105 , CDCE925 , CDCLVC1310 Hello!
I am looking for optimal solution (IC) to generate 32MHz clock from 10MHz reference.
The needed 32MHz frequency if fixed.
(As…
Hello Ron,
Sorry for your trouble.
Two issues are going on here.
1) The LMK0482x profiles for the CDT does not support the SYSREF divider. So the max divide is 32 which doesn't allow it to find 19.2 MHz.
- A workaround is to put a multiple of this…
