TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 10 results View by: Thread Post Sort by
  • LMK03033: Unused pin

    Austin Do
    Austin Do
    TI Thinks Resolved
    Part Number: LMK03033 Tool/software: Hello team, How to terminate unused LVDS and LVPECL output pins? Even if disabling by register, the customer wants to avoid any interference from unused output just in case. - Floating - Connect P and N by 100ohm…
    • 8 months ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK03000: Multi-stage LMK03033 design shows worse clock synchronization than single chip

    Wolfgang Hennig
    Wolfgang Hennig
    Resolved
    Part Number: LMK03000 Other Parts Discussed in Thread: LMK03033 , , LMK01000 Hello, We are using 5 LMK03033 to fan out a clock to 16 ADC chips and 4 FPGAs. The architecture is like this: source > LMK #1 > LMK #2 > ADC (4x) + FPGA > LMK #3 > ADC…
    • Resolved
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK03033: LMK03033 configuration problem

    Nikolay Leontev
    Nikolay Leontev
    Resolved
    Part Number: LMK03033 Good day! I have a problem with LMK03033 configuration. I used the following registers (verilog): 32'h80000000, 32'h00030300, 32'h00030301, 32'h00030302, 32'h00030303, 32'h00030304, 32'h00030305, 32'h00030306, 32'ha0032a09, 32…
    • Resolved
    • over 7 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK03033: Reference clock design

    Michael Yang2
    Michael Yang2
    TI Thinks Resolved
    Part Number: LMK03033 I found a circuit problem recently, and the problem is that I feed a 10MHz refernce clock with 3 Vpp to LMK03033. The datasheef recommanded maximum value is 1.6Vpp. The function seems worked many years, but I sitll want to know if…
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK03033 Theta Jb Info Request

    Alice57
    Alice57
    Resolved
    Other Parts Discussed in Thread: LMK03033 Dear All, I'm Alice working as TI Korea FAE. My customer request theta jb for LMK03033. Customer using this information for thermal model simulation in LMK03033. Could you share this information? Best…
    • Resolved
    • over 9 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK03033 setting board Uwire interface Board

    tsutomu ueno
    tsutomu ueno
    Resolved
    Other Parts Discussed in Thread: LMK03033 , CODELOADER Hi members. This is Ben. Professor , please. Engineer is considering LMK03033. The Uwire interface board used LMK03033 setteing PLL. This board used windowsXP and 32bit. it is correct operation…
    • Resolved
    • over 11 years ago
    • Clock & timing
    • Clock & timing forum
  • RE: DAC37J82 register setting sequence

    Jin Kim0
    Jin Kim0
    Hi Kang, I'm using LMK03033 clock chip instead of LMK04828. Could you check that's the reason I got that issue?
    • over 9 years ago
    • Data converters
    • Data converters forum
  • 32MHz out of 10MHz reference

    Andrey5924
    Andrey5924
    Other Parts Discussed in Thread: CLOCKDESIGNTOOL , LMK03033 , LMK03002 , LMK03806 , ADS6442 , LMK00105 , CDCE925 , CDCLVC1310 Hello! I am looking for optimal solution (IC) to generate 32MHz clock from 10MHz reference. The needed 32MHz frequency if…
    • over 13 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: LMK04828BEVM: I'm connecting the LMK04828BEVM to the DAC3484EVM...

    Timothy T
    Timothy T
    Resolved
    Hello Ron, Sorry for your trouble. Two issues are going on here. 1) The LMK0482x profiles for the CDT does not support the SYSREF divider. So the max divide is 32 which doesn't allow it to find 19.2 MHz. - A workaround is to put a multiple of…
    • over 7 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • RE: LMK03000: PLL lock is unstable with N divider output is slightly high

    user5163865
    user5163865
    Resolved
    Hi, Julian-san, I confirmed with the customer. 1 I tried both "OSCin_FREQ = 3MHz, 4MHz" for input frequency = 3.84MHz, but the status did not change. 2 I investigated the external signal generator and power supply, but there seems to be no problem.…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum

Didn't find what you are looking for? Post a new question.

  • Ask a new question