TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 162 results View by: Thread Post Sort by
    Answered
  • LMK04610: LMK04610:

    Peter Scott
    Peter Scott
    Resolved
    Part Number: LMK04610 HI Derek, I posted a question regarding single shot sysref generation . I am just writing this to say the device is working and the reason from my problem is sysref was being sent to a my fpga via decoupling caps. This caused…
    • Resolved
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: Deterministic skew requirements in PLL2-only mode/ZDM feedback?

    Patrick Allison
    Patrick Allison
    TI Thinks Resolved
    Part Number: LMK04610 Hi: I'm trying to understand the requirements to get a deterministic skew from input-to-output on an LMK04610 using PLL2-only mode. The overall clocking architecture we have is pretty simple, in that the output clocks needed are…
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: Multi chip synchronization for JESD204 interface

    MANIKANTA SRINIVAS
    MANIKANTA SRINIVAS
    TI Thinks Resolved
    Part Number: LMK04610 Other Parts Discussed in Thread: LMK1D2104 Hi TI team, I have a generic question on the JESD204 interface for the Multi-chip synchronization. Let's say, I'm using LMK04610 timing device in our application. The DEVCLK and SYSREF…
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: LMK04610 Configuration

    Ed Gouweloos
    Ed Gouweloos
    Part Number: LMK04610 Currently we are using the LMK04610 in our design, we are using the SIT3808AI-CF-33EM-50.000000X as VCXO and the DSC1101DL5-050.0000 as CLKIN1. At the CTRL_VCXO there is a 100nF capacitor. What we see is that the PLL1 lock-detect…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: LMK04610 Configuration

    Ed Gouweloos
    Ed Gouweloos
    TI Thinks Resolved
    Part Number: LMK04610 Currently we are using the LMK04610 in our design, we are using the SIT3808AI-CF-33EM-50.000000X as VCXO and the DSC1101DL5-050.0000 as CLKIN1. At the CTRL_VCXO there is a 100nF capacitor. What we see is that the PLL1 lock…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK04610: Programming order wrong - PLL2 is not locked

    Ofer Keren
    Ofer Keren
    Resolved
    Part Number: LMK04610 Hi, I am using lmk04610 on my own pcb. i am trying to configure it with my FPGA Arm core through software with SPI. I can see that write and read are working great. what i am trying to do is to lock PLL2. as much as i can see…
    • Resolved
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: LMK04610 accuracy in switching inputs

    Piotr Szterk
    Piotr Szterk
    TI Thinks Resolved
    Part Number: LMK04610 Hello everyone. I have correctly configured LMK04610 IC. It has on its two inputs 40MHz from KEYSIGHT 33600A double channel generator. I also used VCXO ABLNO-V-122.880MHz. Output frequency on nr 5 output is about 10MHz (its convenient…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK04610: sysref generation requirements

    Daniel Sternesky
    Daniel Sternesky
    Resolved
    Part Number: LMK04610 I am trying to use the LMK04610 to generate a SYSREF pulse on one of the output clock pins. I am currently using the part in bypass mode (no PLLs activated, just outputs a copy of the input clock). From what I understand, in order…
    • Resolved
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • LMK04610: Determining optimal settings for low phase noise for PLL1

    Wah Loo
    Wah Loo
    Resolved
    Part Number: LMK04610 Other Parts Discussed in Thread: LMK04616 We are attempting to use the LMK04610 to synchronize to a reference source with a low phase noise VCXO and then distribute it. We want to support 2 reference input frequencies of 10MHz…
    • Resolved
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
  • LMK04610: Simulation tool to estimate of phase noise using this clock generator

    Pedro Luis Diaz Herce
    Pedro Luis Diaz Herce
    TI Thinks Resolved
    Part Number: LMK04610 Other Parts Discussed in Thread: LMK04828 , LMK04832 Dear sirs, I am working in a new design and I need to simulate the phase noise of outputs of LMK04610 and I have not found any simulation tool in TI to perform this simulation…
    • over 2 years ago
    • Clock & timing
    • Clock & timing forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question