Can you also try holding PDN physical pin low, probe VDDO and VDD, then release PDN pin after:
- VDDO ramps up above 3.135 V, and
- VDD ramps up above 2.72 V
Let me know if you see the current draws up.
-Riley
Christian,
This is still in the plan, but not quite yet at this time.
For using the USB2ANY, reference the existing EVM Users' Guide and TICS Pro profile for the device(s) that are being used. Alternatively, an external USB2ANY dongle can be used with…
Part Number: LMK5B33216 I'm trying to generate a 133.33MHz clock on outputs 4,5,and 6 using an LMK5B33216EVM evaluation board. I have the APLL2 using the BAW as its reference. I have the channel dividers set to 21 and the APPL2 post divider set to 2.…