This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TINA/Spice/OPA4180: Spice Model problem

Part Number: OPA4180
Other Parts Discussed in Thread: TINA-TI, , OPA180

Tool/software: TINA-TI or Spice Models

Hi, I'm trying to test the OPA4180 Psipce Model on Orcad. This is the simple circuit I have implemented:  

But when I run the simulations I get always this convergence error. This is the simulation output file:

**** CIRCUIT DESCRIPTION


******************************************************************************


** Creating circuit file "TRAN.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries:
* Profile Libraries :
* Local Libraries :
.LIB "../../../sbom804.lib"
* From [PSPICE NETLIST] section of C:\Cadence\SPB_16.5\tools\PSpice\PSpice.ini file:
.lib "C:\Documents and Settings\Administrator\Desktop\library\nom.lib"

*Analysis directives:
.TRAN 0 400u 0 0.1u
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"

**** INCLUDING SCHEMATIC1.net ****
* source OPTOISOLATOR
R_RL 0 VOUT 100k
C_C1 0 VOUT 10p
R_R1 N14347122 VOUT 10k TC=0,0
R_R2 N14348773 N14347122 10k TC=0,0
V_V2 0 N14349980 18Vdc
V_V3 N14348370 0 18Vdc
X_U1 N14347122 0 N14349980 N14348370 VOUT OPA4180
V_V4 N14348773 0
+PULSE 15 -15 0 1n 1n 100u 200u

**** RESUMING TRAN.cir ****
.END

**** 04/30/17 11:31:10 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********

** Profile: "SCHEMATIC1-TRAN" [ c:\atib\optoisolator\optoisolator-pspicefiles\schematic1\tran.sim ]


**** Diode MODEL PARAMETERS


******************************************************************************


X_U1.XIn11.DVNF X_U1.XVn11.DVN X_U1.XU13.DNOM X_U1.XU8.DNOM
IS 100.000000E-18 100.000000E-18 1.000000E-15 1.000000E-15
RS 1.000000E-03 1.000000E-03
TT 10.000000E-12 10.000000E-12
CJO 1.000000E-18 1.000000E-18
KF 3.162278E-12 31.622780E-12


X_U1.XU12.DNOM X_U1.XU2.DNOM X_U1.XU11.DNOM X_U1.XU10.DNOM
IS 1.000000E-15 1.000000E-15 1.000000E-15 1.000000E-15
RS 1.000000E-03 1.000000E-03 1.000000E-03 1.000000E-03
TT 10.000000E-12 10.000000E-12 10.000000E-12 10.000000E-12
CJO 1.000000E-18 1.000000E-18 1.000000E-18 1.000000E-18


**** 04/30/17 11:31:10 ****** PSpice 16.5.0 (April 2011) ****** ID# 0 ********

** Profile: "SCHEMATIC1-TRAN" [ c:\atib\optoisolator\optoisolator-pspicefiles\schematic1\tran.sim ]


**** Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************


X_U1.S_VSWITCH_1
RON 10
ROFF 100.000000E+06
VON .1
VOFF -.1


X_U1.S_VSWITCH_2
RON 10
ROFF 100.000000E+06
VON .1
VOFF -.1


X_U1.S_VSWITCH_3
RON 1
ROFF 10.000000E+06
VON .1
VOFF -.1


X_U1.S_VSWITCH_4
RON 1
ROFF 10.000000E+06
VON .1
VOFF -.1


X_U1.S_VSWITCH_5
RON 1
ROFF 100.000000E+06
VON 150
VOFF 0


X_U1.S_VSWITCH_6
RON 1
ROFF 100.000000E+06
VON 150
VOFF 0


X_U1.S_VSWITCH_7
RON 1.000000E-03
ROFF 10.000000E+06
VON -.01
VOFF 0


X_U1.S_VSWITCH_8
RON 1.000000E-03
ROFF 10.000000E+06
VON .01
VOFF 0


X_U1.S_VSWITCH_9
RON 1
ROFF 10.000000E+06
VON 1
VOFF -1


X_U1.S_VSWITCH_10
RON 1
ROFF 10.000000E+06
VON 1
VOFF -1


X_U1.S_VSWITCH_11
RON 1
ROFF 1.000000E+09
VON 10
VOFF -10


X_U1.S_VSWITCH_12
RON 1
ROFF 1.000000E+09
VON 10
VOFF -10


X_U1.S_VSWITCH_13
RON 1
ROFF 10.000000E+06
VON 10
VOFF -10


X_U1.S_VSWITCH_14
RON 1
ROFF 10.000000E+06
VON 10
VOFF -10


ERROR -- Convergence problem in transient bias point calculation


Last node voltages tried were:

NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE


( VOUT) 0.0000 (X_U1.13) 0.0000 (X_U1.14) 0.0000

(X_U1.15) 0.0000 (X_U1.16) 0.0000

(X_U1.17) 0.0000 (X_U1.18) 0.0000

(X_U1.19) 0.0000 (X_U1.20) 0.0000

(X_U1.21) 0.0000 (X_U1.22) 0.0000

(X_U1.23) 0.0000 (X_U1.24) 0.0000

(X_U1.25) 0.0000 (X_U1.26) 0.0000

(X_U1.27) 0.0000 (X_U1.28) 0.0000

(X_U1.29) 0.0000 (X_U1.30) 0.0000

(X_U1.31) 0.0000 (X_U1.32) 0.0000

(X_U1.33) 0.0000 (X_U1.34) 0.0000

(X_U1.35) 0.0000 (X_U1.36) 0.0000

(X_U1.37) 0.0000 (X_U1.38) 0.0000

(X_U1.39) 0.0000 (X_U1.40) 0.0000

(X_U1.41) 0.0000 (X_U1.42) 0.0000

(X_U1.43) 0.0000 (X_U1.44) 0.0000

(X_U1.45) 0.0000 (X_U1.46) 0.0000

(X_U1.47) 0.0000 (X_U1.48) 0.0000

(X_U1.49) 0.0000 (X_U1.50) 0.0000

(X_U1.51) 0.0000 (X_U1.52) 0.0000

(X_U1.53) 0.0000 (X_U1.54) 0.0000

(X_U1.55) 0.0000 (X_U1.56) 0.0000

(X_U1.57) 0.0000 (X_U1.58) 0.0000

(X_U1.59) 0.0000 (X_U1.60) 0.0000

(X_U1.61) 0.0000 (X_U1.62) 0.0000

(X_U1.63) 0.0000 (X_U1.64) 0.0000

(X_U1.65) 0.0000 (X_U1.66) 0.0000

(X_U1.67) 0.0000 (X_U1.68) 0.0000

(X_U1.69) 0.0000 (X_U1.70) 0.0000

(X_U1.71) 0.0000 (X_U1.72) 0.0000

(X_U1.73) 0.0000 (X_U1.74) 0.0000

(X_U1.75) 0.0000 (X_U1.76) 0.0000

(X_U1.77) 0.0000 (X_U1.78) 0.0000

(X_U1.79) 0.0000 (X_U1.80) 0.0000

(X_U1.81) 0.0000 (X_U1.82) 0.0000

(X_U1.83) 0.0000 (X_U1.84) 0.0000

(X_U1.85) 0.0000 (N14347122) 0.0000

(N14348370) 0.0000 (N14348773) 0.0000

(N14349980) 0.0000 (X_U1.XIn11.3) 0.0000

(X_U1.XIn11.4) 0.0000 (X_U1.XIn11.5) 0.0000

(X_U1.XIn11.6) 0.0000 (X_U1.XIn11.7) 0.0000

(X_U1.XIn11.8) 0.0000 (X_U1.XR103.3) 0.0000

(X_U1.XR104.3) 0.0000 (X_U1.XR105.3) 0.0000

(X_U1.XR106.3) 0.0000 (X_U1.XR107.3) 0.0000

(X_U1.XR108.3) 0.0000 (X_U1.XR109.3) 0.0000

(X_U1.XU15.40) 0.0000 (X_U1.XVn11.3) 0.0000

(X_U1.XVn11.4) 0.0000 (X_U1.XVn11.5) 0.0000

(X_U1.XVn11.6) 0.0000 (X_U1.XVn11.7) 0.0000

(X_U1.XVn11.8) 0.0000 (X_U1.XR103.30) 0.0000

(X_U1.XR104.30) 0.0000 (X_U1.XR105.30) 0.0000

(X_U1.XR106.30) 0.0000 (X_U1.XR107.30) 0.0000

(X_U1.XR108.30) 0.0000 (X_U1.XR109.30) 0.0000

(X_U1.XR109_2.3) 0.0000 (X_U1.XR109_2.30) 0.0000


**** Interrupt ****

I tried the same model circuit in TINA and it works. Any suggestions on how I can fix this?