• State TI Thinks Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 3 answers
  • Subscribers 30 subscribers
  • Views 216 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TAS6424R-Q1: TAS6424R-Q1:DC diagnostic time MAX

TAS6424R-Q1: SERIAL AUDIO PORT Rise and fall time

user5184363
Intellectual 270 points
Part Number: TAS6424R-Q1
Other Parts Discussed in Thread: TAS6424-Q1

Tool/software:

We use the TMD8 format   Fs=48k,BCLK=MCLK=48K*32bit*Tdm8=12.288M,all the SERIAL AUDIO PORT time match the SPEC time include Tsf Tfs Tdh Tds Tscl Tsch EXCEPT the Rise and fall time(RESULT=13ns)

AUDIO PERFORMANCE also OK. So Is that Rise and fall time(RESULT=13ns)OK?

  • 0
    TI__Mastermind 45085 points

    Hello,

    The Rise and Fall times need to be the same for the TDM8 Clocks and Data and you should be OK at 13ns. 

    Regards,
    Gregg Scott

  • 0 in reply to Gregg Scott
    Intellectual 270 points

    Please confirm the three condition as below  .

    TR/TF: BCLK-DATA=2~5ns,  is it OK?

    All other SPEC are OK  .

    Location Symbol SPEC Measure
    MCLK VH - 3.282V
    Location Symbol SPEC Measure Judgement VL - 0.0082V
    6424 fMCLK <25MHz 12.27MHz OK TR ＜5ns TYP 7ns
    tSCY >40ns 81.5ns OK TF ＜5ns TYP 6.5ns
    tSCL >16ns 41ns OK BCLK VH - 3.293V
    tSCH >16ns 40.5ns OK VL - 0.0346V
    tDS >8ns 40.114ns OK TR ＜5ns TYP 6.75ns
    tDH >8ns 40.795ns OK TF ＜5ns TYP 6.75ns
    tSF >8ns 35ns OK DATA VH - 3.286V
    tFS >8ns 46.5ns OK VL - 0.0194V
    TR ＜5ns TYP 5.114ns
    TF ＜5ns TYP 5ns
    FS VH - 3.313V
    VL - 0.0152V

    Location Symbol SPEC Measure
    MCLK VH - 3.17V
    Location Symbol SPEC Measure Judgement VL - 0.0828V
    6424 fMCLK <25MHz 12.308MHz OK TR ＜5ns TYP 10.5ns
    tSCY >40ns 81.25ns OK TF ＜5ns TYP 10ns
    tSCL >16ns 41ns OK BCLK VH - 3.162V
    tSCH >16ns 40.25ns OK VL - 0.0828V
    tDS >8ns 41ns OK TR ＜5ns TYP 10.5ns
    tDH >8ns 40ns OK TF ＜5ns TYP 10.25ns
    tSF >8ns 31.786ns OK DATA VH - 3.305V
    tFS >8ns 49.107ns OK VL - 0.0234V
    TR ＜5ns TYP 7.273ns
    TF ＜5ns TYP 7.5ns
    FS VH - 3.277V
    VL - 0.0082V

    SPEC值 TAS6424-Q1
    　 SPEC 結果 判定
    fMCLK <25MHz 12.195MHz ok
    tSCY >40ns 82ns ok
    tSCL >16ns 33.2ns ok
    tSCH >16ns 28.6ns ok
    tDS >8ns 44.7ns ok
    tDH >8ns 34.8ns ok
    tSF >8ns 35.26ns ok
    tr-sclk type
    <5ns    		 10ns 　
    tf-sclk type
    <5ns    		 8.4ns 　
    tr-data type
    <5ns    		 5.8ns 　
    tf-data type
    <5ns    		 5.8ns 　
    tr-fs type
    <5ns    		 4.4ns ok
    tf-fs type
    <5ns    		 4.6ns ok

  • 0 in reply to user5184363
    TI__Mastermind 45085 points

    TR/TF: BCLK-DATA=2~5ns,  is it OK?

    Yes, this is fine.

    Regards,
    Gregg Scott

  • 0 in reply to Gregg Scott
    Intellectual 270 points

    Thank U for replying BCLK/MCLK(10ns) &DATA(5.8ns) is OK

  • 0 in reply to user5184363
    TI__Mastermind 45085 points

    Your rise/fall time on BLCK and MCLK are double our spec.  You should be ok, but you need to test it.

    Regards,
    Gregg Scott

  • 0 in reply to Gregg Scott
    Intellectual 270 points

    We have tested the items all OK include(1)Audio performance include temperature drift (2)Operation include temperature (3)Pop/Noise include temperature

  • 0 in reply to user5184363
    TI__Mastermind 45085 points

    Looks like you ar good to go.