• State
  • Locked Locked
  • Replies 7 replies
  • Subscribers 30 subscribers
  • Views 173 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPA3220: Speaker 2 is not coming up on BTL mode

Carlos Garrafa
Prodigy 10 points
Part Number: TPA3220

Tool/software:

I have enabled the power amplifier (PA) for stereo BTL (Bridge-Tied Load) operation. Speaker 1 functions correctly, exhibiting a bias voltage of 5.8V with a 12V supply.

However, Speaker 2 shows a bias voltage of 2.2V and produces no audio output.

Additionally, I am supplying 5V externally to the GVDD pin  (could not get the internal 5V to come up with VDD=PVDD).

  • 0
    TI__Mastermind 18160 points

    Hello,

    Are you using the EVM or have you created a custom board? If a custom board can you share the schematic? 

    Also note that the min recommended spec for this device PVDD is 7V ( not 5V). If you increase the PVDD voltage do you see any change in response?

    Regards,
    Sydney Northcutt

  • 0 in reply to Sydney Northcutt
    Prodigy 10 points

    Hello,


    Thanks for the info and I am using PVDD = 12V. , I was not able to have PA internal regulator 5V to come up, is only working while suppying 5V to GVDD.

    Attached schematics:

    3333_31006_700_9.pdf

  • 0 in reply to Carlos Garrafa
    TI__Mastermind 18160 points

    Hi Carlos,

    Thanks for supplying the schematics. Is this schematic not labeled with DNP components? For example on the HEAD pin both R267 and R268 should not be populated. I assume one of these components are DNP and it is just not labeled. 

    For the internal regulator to work VDD needs to be at least 7 V. If you are using 5V VDD you need to supply AVDD and GVDD externally. It also does not seem that you have the proper externally componentry on GVDD. 

    Other than this the schematic looks okay. I wonder if there is any damaged component on the second channels output path. Can you try to swap the components? Is the bias only shown on one output of channel two or both?

    Regards,
    Sydney Northcutt 

  • 0 in reply to Sydney Northcutt
    Prodigy 10 points

    Hello,

    I added the 3.3Ohm resistor from AVDD to GVDD as shown on picture. Also both have a 1uF cap to GND. Still 5V does not come up and Was able to reproduce it on EVM (AVDD/GVDD not coming up when VDD =12V and 5V external regulator disable).

    DNP are R260, R261, R267 .

    Also I do hear a pop at power up and plan to add 33nF to CMUTE and retest.

    Thanks,

    Carlos

  • 0 in reply to Carlos Garrafa
    TI__Mastermind 18160 points

    Hi Carlos,

    Understood, are you seeing any triggering on the FAULT or OTW_CLIP pins? 

    Regards,
    Sydney Northcutt

  • 0 in reply to Sydney Northcutt
    Prodigy 10 points

    Hi Sydney,

    I was able to resolve pop issue as it was related to the DAC, FAULT or OTW_CLIP are not being triggered.

    Still pending issue related to internal 5V not coming up and that I was able to duplicate on EVM by removing J5 jumper on EVM.

    J22=PVDD, J25= VDD.

    Thanks,


    Carlos

  • 0 in reply to Carlos Garrafa
    TI__Mastermind 18160 points

    Hi Carlos,

    Glad your issue is resolved! As for the internal regulator behavior, let me test this in the lab and get back to you. 

    Regards,
    Sydney Northcutt