Hello
For example, if STATUS0 signal is configured as LOR_MISSCLK1 when missing clock to DPLL1 is detected, STATUS0 signal is asserted.
And when input clock to DPLL1 is available, STATUS0 signal is deasserted automatically.
Is this correct?
Furthemore, when LOR_MISSCLK1_INTR bit is valid even if input clock to DPLL1 is available, STATUS0 signal is kept asserting until writing 0 to this INTR bit.
Is this correct?
Best regards
Taka