Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 181 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04616: jitter in clock distribution mode

Ralph Hoffmann
Prodigy 20 points
Part Number: LMK04616

Hi,

I'm looking for the jitter and phase noise characteristics of the device when used in clock distribution mode, ie. bypassing PLL1 and PLL2. I only found those characteristics for the dual PLL mode, §7.12 of the datasheet. Did I miss something? Thanks in advance.

Kind regards,

Ralph