Hi,
I'm looking for the jitter and phase noise characteristics of the device when used in clock distribution mode, ie. bypassing PLL1 and PLL2. I only found those characteristics for the dual PLL mode, §7.12 of the datasheet. Did I miss something? Thanks in advance.
Kind regards,
Ralph
