• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 22 subscribers
  • Views 637 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK05028: Why is Output Phase Jitter estimated between 12kHz to 20MHz?

GoroMichi
Prodigy 170 points
Part Number: LMK05028

Dear sirs,
I wonder why Output Phase Jitter is estimated between 12kHz to 20MHz.

There are Figure 7 to 10 in LMK05028 data sheet(SNAS724A –FEBRUARY 2018–REVISED APRIL 2018).
All Output Phase Jitters are described between 12kHz to 20MHz.
I'd like to know the reason phase noise under 12kHz are excluded.

Regards,

  • +1
    TI__Mastermind 28550 points

    Hi,

    Different applications have different phase noise integration ranges for their jitter spec.  12 kHz to 20 MHz was an integration range for SONET systems which has become an informal industry standard for jitter specification.  It works pretty well as a 'figure of merit' because it typically includes some PLL noise, VCO noise, and output buffer noise.

    However I can understand if you would be interested in a different range which more closely relates to your application.

    However more often that not, people don't always know what integration range of phase noise actually impacts their system.

    73,
    Timothy

  • 0 in reply to Timothy T
    Prodigy 170 points

    Hi, Timoty T,

    Thank you for your reply.

    It made me understood very well.

    Regards,