Dear Team,
We change the original output signal of R0A from LVDS to LVPECL output, could you please help to generate a 24MP clock gen code ?
Thanks a lot.
Many Thanks,
Jimmy
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.