Requirement of Clock Buffers with LVDS 2.5V

In one of our designs, we require a clock buffer capable of managing an input clock frequency of 160MHz at 9dBm power and it should generate an output in LVDS standard at 160 MHz. The FPGA in use is configured with a bank voltage of 2.5V. Please propose clock buffers that possess the aforementioned characteristics.