Hello Team,
Please allow me to confirm if CDCLVD21xx or CDCLVD12xx clock buffer family devices could be used as a typical LVDS data buffer.
Could these devices support consecutive 0 or 1 data pattern ?
Best Regards,
Kawai
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Team,
Please allow me to confirm if CDCLVD21xx or CDCLVD12xx clock buffer family devices could be used as a typical LVDS data buffer.
Could these devices support consecutive 0 or 1 data pattern ?
Best Regards,
Kawai
Nagai-san,
Do you mean data rate of 600 Mb/s? For a repeating 1010 data pattern @ 600 Mb/s, this data rate would be equivalent to 300 MHz clock, which is within the 800 MHz max input frequency using the differential input configuration. I think it could work, but suggest to order the EVM so the customer can evaluate and confirm it works for them.
Regards,
Alan