• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 346 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC1106: Distance between output and load

user503335153
Intellectual 810 points
Part Number: CDCLVC1106

The distance between the output of CDCLVC1106 and the load is about 5 cm, which transmits 38M clock signal. Does it affect the integrity of the signal? Will it affect the rising and falling edges of clock signals? What is the maximum distance?

  • 0
    TI__Genius 9920 points
    Hello,
    In your case, it is more important to match source impedance, trace impedance, and load impedance. Typically, we would design them in 50 Ohm.
    For clock edges, we should consider not only impedance matching, but also capacitance load, including source, trace, and receiver. Bigger capacitance load can make edges slower, that's why long trace would make edges slower.
    There is no maximum distance limit from CDCLVC1106, but receiver logic threshold would limit the distance. If you worry the signal integrity, I suggest to do a IBIS model simulation for CDCLVC1106, PCB trace and receiver.
    CDCLVC1106 IBIS model could be downloaded from ti.com.
    www.ti.com/.../sllm088

    Best Regards,
    Shawn
  • 0 in reply to Shawn Han
    Intellectual 810 points
    thank you for your answer！