Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 433 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LVCMOS to LVDS 1:4 BUFFER

Ohad Fundoianu
Intellectual 540 points
Other Parts Discussed in Thread: CDCLVD1204

Hello,

I need a 1:4 buffer in which two LVCMOS inputs are muxed and four outputs are LVDS, in that way as in the block diagram. Can you recommend on such a buffer of TI ? 

  • 0
    TI__Mastermind 31330 points

    Hello Ohad,

    Please check the CDCLVD1204, it is similar to the diagram in your post. While it doesn't have an output enable or a clk enable, it does have two inputs and a clock select pin. Leaving the clock select pin floating is equivalent to disabling the input clocks and holds the outputs at a static state.

    Regards,