Other Parts Discussed in Thread: LMX2572
Hi team,
My customer is evaluating the LMX2820 EVM and had the following challenge:
- I set the LMX2820 frequency 2200 MHz at OUTA (using LMX2820 Eval)
- PLL_N=44 PLL_NUM=0 PLL_DEN=200 VCO FREQ 8800 MHz
- MASH ORDER = 3. (No problem to this point)
- MASH_SEED_ORDER =10
- ENABLE/DISABLE FCAL in Reg0
- ENABLE/DISABLE Phase Sync Bit 15 Reg 1
- LOAD REG 40 and REG 41 with MASH_SEED_ORDER number 10 or 40 or 100
I don’t see any phase shift change at the OUTB output. What I see are some phase jumps when I reload Reg 0.
This is the only thing that seems to effect the OUTB phase.
What am I doing wrong?
Do you have any working example of the register loading to implement the phase shift using MASH?
We were able to get LMX2572 to work with MASH phase shift, but there seems to be some difference between the two.
Of course we realize they have different register definitions, but we tried to move the concept from one to another and this did not work
Can you please help here.
Thanks for the support and looking forward to your response.
Obinna.