This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Synchronizing outputs of 2 CDCE62005

Genius 4530 points
Other Parts Discussed in Thread: CDCE62005

Hi All,

In one of my projects, I am using 2 Clock Synthesizer ICs - CDCE62005 to generate 10 frequencies on board, with 5 frequencies generated from individual clock synthesizers.

Now, using the SYNC pin in CDCE62005, I have managed to synchronize 5 individual output clock frequencies of each CDCE62005 with respect to each other (i.e. there is no phase shift between them and their rising edges are also aligned)

However, the clock outputs of the 2 CDCE62005 ICs dont seem to be getting synchronized with each other. Their rising edges seem shifted (clocks seem phase shifted) although the source from which CDCE62005 ICs are generating their respective clocks are the same. I presumed that since the source is same, generating the SYNC pulse for individual Clock synthesizers should automatically synchronize their clocks with each other.

Since this does not seem to be the case, is there any other method by which I can synchronize the output clocks of the 2 clock synthesizer ICs? Or do I need to "adjust" the clocks by inserting appropriate phase shifts through the register settings of CDCE62005?

Hoping for a positive reply at the earliest. Any sort of guidance/suggestions will be appreciated.

Thanks in advance.

Regards,

Sid

 

  • Sid,

    what did you set Register 6 bit 24 to?

    Below is the description of the register. If you set this bit to 1, you get an output sync event between two IC's of <= one VCO clock cycle. If you leave it at zero, you only got the alignment to one reference clock cycle (which of course is much slower and therefore your output phase alignment is much looser). Try setting REG6[24]=1 and see if this helps. Thank you & regards, Fritz

    from the D/S: "When set to "0", outputs are synchronized to the reference input on the low-to-high EEPROM pulse on SYNC pin or bit. When set to "1", outputs are synchronized to the SYNC low-to-high pulse"

    By the way, the latest DataSheet revision discusses this in more detail at page 54 figure 32.

    http://focus.ti.com/lit/ds/symlink/cdce62005.pdf

  • Hi Fritz,

    Sorry for the late update. I had already set the SYNC signal. It was due to the fact that power-up sequence was not getting followed properly, that the clocks werent getting synchronized. The issue was resolved.

    Thanks and regards,

    Sid