This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We are evaluating the ADS42JB69 by ADS42JB69EVM + KC705. Would you help providing the verilog source code for this project, please?
Sincerely,
Lianbing
Lianbing,
The source code for this project can be found under the TSW14J10EVM product folder on the TI website. This was created by Xilinx and probably should not be used in a real application as it was designed to be used with the HSDC Pro GUI software and was not optimized. TI does offer free JESD204B IP and example source code that works with this Xilinx device. If interested in this, go to the following link to request this IP:
https://www.ti.com/tool/TI-JESD204-IP
Regards,
Jim