• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 298 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADC3444: Issue with clock input

ADC3444: if we can adjust the phase between CLK and DATA

Harry Ma
Intellectual 2570 points
Part Number: ADC3444

Hi Team

     Is there any register within ADC3444 can adjust the phase between DCLK and DATA?