• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 47 subscribers
  • Views 271 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADS7953: how to understand Tq?

ADS7953: Spi cs hold time

Shubiao Wang
Intellectual 1490 points

Part Number: ADS7953

Hi there, 

What is the CS hold time of ADS7953?

I need this parameter in SPI configuration .


BRs

Shubiao

  • 0
    TI__Mastermind 25070 points

    Hello Shubiao

    Are you asking what total time CS should be hold low? the minimum time needed to complete one conversion is 16 SCLK pulses. After this, there is no need to hold CS low. 

    Though, I will point  out T_q, the quite time, the Minimum quiet sampling time needed from bus 3-state to start of next conversion,. This does need to be met, and as seen in the diagram, CS can be low or high during this time. Minimum T_q is 40ns, and the minimum high pulse duration of CS is 20 ns. thus you will need to take this into consideration in your system. 

    Regards

    Cynthia