• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 203 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADS54J60: TI204C-IP-Release-v1.12-LATEST failing to synthesize in Vivado 2023.2

ADS54J60: Where to set M and S parameters in the JESD204C IP core for RX side

Ryan Carpenter
Prodigy 80 points
Part Number: ADS54J60

Hello,

We are trying to implement LMFS: 4-2-1-1 in the JESD IP core reference for the zcu102_8b_10b. We want to know which settings in "jesd_link_params.vh" need to be set for our the number of converters (M) and samples per converter per frame (S) for the RX parameters (we are just using XCVR RX lanes for our ADC).

We see in the "TI_204c_IP_ref.sv" that the parameters for M and S can be set for the TX parameters:

We would like to know if there is a similar setting for RX or if setting the TX in this way accomplishes the same task.

Thanks,

Ryan

  • 0
    TI__Intellectual 1620 points

    Hi Ryan,

    These parameters aren't part of the Rx portion of the IP because the transport layer is not integrated in the TI JESD IP core. The mapping of lane data to samples is carried out in the refdesign_rx.sv file. These parameters were included with the Tx portion because they need to be included in the ILAS configuration (regardless of the whether the transport layer is integrated or not).

    In summary, for the Rx IP, the only important paramerters are the ones the bring up the link (thus presenting data on the lanes). The actual mapping is a manual edit in the refdesign_rx.sv file.

    Regards,

    Ameet

  • 0 in reply to Ameet Bagwe
    Prodigy 80 points

    Thanks for the explanation Ameet.

    We have a couple questions regarding the JESDMODE register for LMFS=4211

    In one table we see the following:

    It says that the register should be set to 0x4 for LMFS=4211

    In the same document in a different table looks different:

    This table says that the register should be set to 0x2  (JESD MODE, 6-001h).

    Can you please share what the correct value for the JESDMODE register is for LMFS=4211?

  • +1 in reply to Ryan Carpenter
    TI__Intellectual 1341 points

    Hi Ryan,

    Table 14 should be correct. For LMFS = 4211 you need to write 0x4. 0x2 is for LMFS = 4244.

    Thanks!

    Cheers,

    Fadi