This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DJ5200SEEVM: TSW14J59EVM

Part Number:

Tool/software:

Tool/software:

Hi Team

Could you please assist with the AD12DJ5200SE EVM setup and the related error?

Below is a screenshot of the TSW14J59 GUI error message.

EVM B/D TEST setup

1. Sampling Clock : 2.4GHz

2. Ref Clock : 150MHz

3. Input : 1200MHz

- ADCxxDJxx00RF EVM GUI setup

1. Clock Source : External Clock

2. External Fs Selection : 2400MHz

3. Sampling and Calibration Mode : JMODE 34

4. EVM Sequence calibration

But we meet a error message:

  • Hello,

    Can they please report the status of the LEDS in the JESD204C tab of the ADC GUI shown below 

    Can they also please confirm that the ADC sample clock and ADC reference clock are phase locked. If they are not the link will not be able to be brought up.

    Thanks,

    Eric

  • Could you please explain what the normal states of these three lights should be in order for the ADC to perform normal sampling?

    If I turn on the signal generator but the three lights are not in the expected state, what should I do?

  • Hello,

    If the ADC is receiving a valid clock then the serdes pll will lock. Things that will cause it not to lock would be the ADC clock not being in range for the mode. For most modes the valid range is 800MHz-5200MHz but in some modes this will be different. You can check table 6-23 in the datasheet to be sure for your mode. The other thing that would cause the clock to be invalid would be the power being to low.

    The SYNC status LED will reflect the state of the sync pin of the ADC.

    Thanks,

    Eric

  • May I ask which file can be used to view the sampling frequencies corresponding to different Jmodes?

  • Hello,

    If you take a look at the datasheet which is available on the ADCs product page (https://www.ti.com/product/ADC12DJ5200RF

    Then if you take a look at table 6-23 you will see a breakdown of all the operating modes of the ADC (see pic), in this in the last column you will see the input clock range in MHz.

    Thanks,

    Eric

  • Hello,

    Thank you for your previous reply. We have solved the problem of the error window. However, we have encountered a new issue. Our input signal is a sinusoidal signal with a frequency of 10MHz, and our sampling frequency is 5200MHz. But the intensity of the collected signal in the frequency domain is not high. Let me show you our input signal data and GUI interface.

  • Hi Yan,

    Please ensure you are connected to the correct ADC channel SMA. You can send us a picture, that would help.

    Please ensure you are using a signal that is being applied is 0dBm at the SMA connector.

    Regards,

    Rob