• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 647 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7029-Q1: Datasheet typo?

Kuramochi Tadahiko
Guru 28715 points
Part Number: ADS7029-Q1

Hi,

I guess there are typos on the datasheet.

Could you check follow pictures?

Best Regards,

Kuramochi

  • 0
    TI__Expert 5545 points
    Hello TQ san

    For offset calibration, you will need 16 SCLK falling edges once CS goes low. This also requires to include setup time from CS falling to SCLK falling edge.

    Regarding timing diagram there is error in the description. Your understanding is correct. For 8 bit device SDO will have first two bits zero followed by 8 bit conversion result.

    Thanks for pointing this out. We will work on getting this corrected

    Thanks & Regards
    Abhijeet
  • 0 in reply to Abhijeet Godbole
    Guru 28715 points
    Abhijeet-san,

    Thank you for your answer.

    >For offset calibration, you will need 16 SCLK falling edges once CS goes low.

    I understood that this means 15 SCLK.

    My customer requires to modify the datasheet.

    Best Regards,
    Kuramochi
  • 0 in reply to Kuramochi Tadahiko
    TI__Expert 5545 points
    Hello Kuramochi san

    We will work on modifying the datasheet. It may take month or two to get this updated on the web.

    Thanks & Regards
    Abhijeet