• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 373 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DAC5682Z Clock

DAC5682Z: Clock setup

Michelle Tange
Prodigy 120 points

Part Number: DAC5682Z
Other Parts Discussed in Thread: DAC5674

I am currently working on a University project, and would like to use the DAC5682Z.

I have read the datasheet and the user guide for the evaluation board, but there are Things i do not understand, which I was hoping you Guys could help explain.

I want to use the DAC in dual mode, and as I understand it the data input is a mixed I/Q signal. If I want the two DAC's to output different data with 160 MHz how should I setup the clock inputs?  Do I need two clock inputs, one with a frequency of 160 MHz, and one with 320 MHz?  Is it somehow connected to the internal interpolation and/or PLL option? 

What if I want the option between 1 or 2 DAC's can I use the same clocks as mentioned before?

Michelle

  • 0
    TI__Guru* 80765 points
    Michelle,
    It is possible to use the DAC5682z in two independent channel (without quardrature), as long as you do not use the complex mixer of the DAC5682z. You may refer to 8.4.1 of the datasheet
    www.ti.com/.../dac5682z.pdf

    the detail operation of the various HP and LP to move the real channel spectrum is very brief in the datasheet, but you may refer to the detail descriptions of the DAC5674 datasheet for HP/LP combination to move the signal. Again, it will be very difficult to digest in the first place. I recommend that you draw out individual waveforms one by one to understand.
    www.ti.com/.../dac5674.pdf

    the databus input for the dual input operation remains the same. There is one single clock to latch in the DDR bus. The data interface is not entirely dependent on the quadrature vs. real inputs

    yes, there will be no impact to clock setup.

    -Kang