This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello, I have a question regarding the SPI I/O CLK during the conversion step. Is it required that the CLK be active? The timing diagrams in the DS (for example Figure 16) suggest this is the case, as compared to the CS line. Is it allowable for the CLK to be off such as in the case where the SPI transfer width is only 10-bits?
Thanks
Bill
Hi William,
You only need the 10 I/O clocks to get the data out of the TLV1548-Q1, you don't need clocks under /CS high.