This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I found in the datasheet of ADS42JB69 that the pin 24 is CLKINM, pin 25 is CLKINP.
However, the document of the ADS42JB69EVM that TI released says otherwise, the pin 24 is CLKP, pin 25 is CLKM.
I also checked the PCB routing of the EVM board, it seems on the board, pin 24 is wired to the DCLKOUT2p of the LMK04828, pin 25 is wired to the DCLKOUT2n.
Which one is correct? Are these two pins interchangeable?
Ying,
The schematic is wrong. Follow the data sheet. The clock pins can be swapped without any issues. The SYSREF timing might not be perfect which is only required for deterministic latency when using subclass mode 1. The LMK does provide options to adjust these two signals if needed. I think there also is an option to swap the polarity of the clock outputs if desired.
Regards,
Jim