• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 615 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADS42JB69: SYNC & SYSREF LVDS range

ADS42JB69: ADS42JB69 SYNC&SYSREF Common Mode Voltage Problem

canberk unal
Prodigy 150 points

Part Number: ADS42JB69
Other Parts Discussed in Thread: LMK04828

Hi, 

I am trying to figure out how to use ADS42JB69 SYNC and SYSREF inputs. 

In ADS42JB69's evaluation board both SYNC and SYSREF pins have 0.9V common mode voltage which is set externally. I did it same design on my board. 

Which setting should I use on LMK04828 output for ADC's SYSREF input? In evaluation board manual, it is set to LVPECL 2000mV. 

Also most of the Xilinx FPGAs' have 1.2V common mode voltage for LVDS signals, so what should I do regarding this issue? 

Thanks in advance. 

Canberk