Frequent Questions

  • [FAQ] AWR2E44PEVM: [FAQ] AWR2E44P: Antenna Calibrations

    Part Number: AWR2E44PEVM The following are the steps to calibrate the LOP antenna for the AWR2E44PEVM. Flash the board with the mmw app image present in the latest SDK. Example Path: C:\ti\mmwave_mcuplus_sdk_04_07_01_04\mmwave_mcuplus_sdk_04_07_01_04…

  • [FAQ] AM625 / AM623 / AM620-Q1 / AM62L / AM62A / AM62P / AM62D-Q1 / AM64x / AM243x Custom board hardware design - Processor pin mapping and SK board connections (Supply rail, Capacitors and ferrites)

    Part Number: AM625 Other Parts Discussed in Thread: TMDS64EVM , SK-AM64B , TMDS62LEVM , SK-AM62B-P1 , SK-AM62-LP , SK-AM62B , SK-AM62A-LP , AUDIO-AM62D-EVM , SK-AM62P-LP , SK-AM62-SIP Hi TI Experts, Please provide the SOC power pin mapping and connection…

  • [FAQ] CC2340R5: Issues with CC2340R53 and SmartRF Studio 1.3.0 and 1.3.1

    Part Number: CC2340R5 If you are working with SmartRF Studio 8 versions 1.3.0 and 1.3.1 AND a CC2340R53 device, please note that SmartRF Studio's Radio Control Window might fail to detect the board. In other words, you will see the scenario below…

  • [FAQ] UCC27735-Q1: How can I build a circuit to generate a negative turn-off voltage?

    Part Number: UCC27735-Q1 Other Parts Discussed in Thread: UCC27624 , UCC27735 , UCC27301A , UCC27734 In Fundamentals of Gate Drivers section 6, there is a description of how to use AC coupling to create a negative gate voltage. Wide-bandgap devices…

  • [FAQ] J7200XSOMXEVM: Unable to connect to cluster-1 of MCU R5F and Main R5F in No-boot mode from CCS debugger

    Part Number: J7200XSOMXEVM Other Parts Discussed in Thread: DRA821 After loading the Gel script as described in PSDK RTOS in No Boot Mode, I am unable to connect to the MCU_R5F_0_1 and Main_R5F_0_1 cores.

  • [FAQ] TDA4VM-Q1: How do I resolve build issues in the C66x DSPLIB?

    Part Number: TDA4VM-Q1 Hi Team, I’m encountering build issues while compiling the C66x DSPLIB. Could you help me resolve them? Regards, Betsy Varughese

  • [FAQ] AM62D-Q1: How to modify CPSW resource partitioning for Ethernet Firmware application?

    Part Number: AM62D-Q1 The default out-of-box resource partitioning for AM62Dx distributes CPSW resources between MCU-R5 and A53 core. However, the Ethfw application requires resource distribution between DM-R5, MCU-R5 and A53. How to modify the configuration…

  • [FAQ] J721S2XSOMXEVM: Provide in interface to enable/disable and to configure WDG timer in VHWA modules

    Part Number: J721S2XSOMXEVM This article provides SW interface to enable/disable and to configure watchdog timer for VHWA modules

  • [FAQ] J7200XSOMXEVM: How to enable RGMII interface from both CPSW2G and CPSW5G from U-boot

    Part Number: J7200XSOMXEVM Other Parts Discussed in Thread: J7EXPCXEVM How to enable RGMII Interface from both CPSW instances (CPSW2G from MCU Domain, CPSW5G from Main Domain) supported from J7200.

  • [FAQ] TDA4VL-Q1: How to turn off DebugSS for troubleshooting and/or system requirements

    Part Number: TDA4VL-Q1 I would like to turn off DebugSS, but TISCI API is not turning this off. How can I turn this subsystem off?

View FAQ threads