Hi team,
My customer is evaluating our FPD-link solution.
As below function block diagram, can an Deserializer be followed by two Serializer? Can the SOC see the I2C device address 0x20/0x22 directly behind two Serializer at the same time?
Or should they need to switch Deserializer register 0x4C bit 4? Or other settings? Thanks.