Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

P82B715: Schematic Review

Part Number: P82B715

Hi Team , 

Please review the attached schematic of I2C level translator.

Pull-up of value 10k has been added on I2C2_SDA in other section of circuit . 

Each I2C bus has 4 slaves --- ( 2 before buffer and 2 after buffer).

Thanks,

Manoj

  • Hi Manoj,

    Here is my schematic review:

    • Pinout on schematic matched pinout on datasheet: Correct
    • Decoupling capacitors included and valued well: Correct
    • SDA/SCL net names match SDA/SCL pins: Correct
    • Supply voltage matches recommended operating conditions: Incorrect
      • It is possible to run this device at 3.3V but it is not optimal. This is device recommended to run at 4.5V.
      • With 3.3V you will most likely see an increase in fall times. This could be a problem for timing critical applications
      • Keep in mind that some of the characteristics in the datasheet were not characterized for 3.3V so we cannot guarantee any of those values in the datasheet.
    • Make sure to calculate your minimum and maximum pull up resistance.

    For this device you may want to look at adding pullups at each section of the bus. Section 9.2.2.2 in the datasheet details the benefit of this and how to calculate the resistors. This will help improve the performance of your device.

    Best,

    Chris

  • Okay , thank you Chris.