• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 273 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83848M: Usage CLK_OUT for second Phy

Bernd Sprenger
Intellectual 340 points
Part Number: DP83848M
Other Parts Discussed in Thread: DP83848H

Hello,

we are designing an EtherCAT board with two Phys from the DP83848H/J/K/M/T family, preferably the DP83848M.

The idea is to connect a crystal to the first DP83484M for clocking it, and then use its clock via the CLK_OUT-pin for clocking the second DP83848M. Is this feasible? Or do we expect to have not acceptable jitter?

Thanks a lot for your help,

have a nice day,

Bernd

  • +1
    TI__Expert 5425 points

    Hi Bernd,

    The CLK_OUT pin can be used to provide the clock for the second PHY. However, keep in mind that if the first PHY is put in RESET state, then it will potentially cause issues with the second PHY because the clock signal is unstable during RESET.

    In addition, keep in mind that the CLK_OUT pin is only available for DP83848H/M/T. It is not available for the J/K variants.

    Regards,

    Adrian Kam