DS90UB948-Q1: Does it support out put timing with hsync,hfp,hbp > 255

user6105554

Prodigy 151 points

Part Number: DS90UB948-Q1

Has any confirmed project used hfp, hbp, hsync over 255?

over 4 years ago

0 Hamzeh Jaradat over 4 years ago

TI__Guru** 108370 points

Hello,

948 has no limitations on video parameters outside of the allowable PCLK range so yes, this can be supported

0 user6105554 over 4 years ago in reply to Hamzeh Jaradat

Prodigy 151 points

Can you explain the reason for this?

0 Hamzeh Jaradat over 4 years ago in reply to user6105554

TI__Guru** 108370 points

Hello,

948 doesn’t care about the timing you send in, it can be anything.

+1 Casey McCrea over 4 years ago in reply to Hamzeh Jaradat

TI__Guru** 103215 points

To add to this explanation, the 948 video pipeline is very simple - it just takes in 24 bits of RGB + HSYNC/VSYNC/DE signals received from the remote SER device for each PCLK cycle, and sends them out in LVDS format. It does not have any intelligence to know what sync widths or porch values are being received/sent through for different blanking intervals. In fact, it is possible to send no sync signals through at all or to vary the blanking intervals on the fly from frame to frame. The bit positions for the HS/VS/DE will just follow the state of whatever was given from the SER side.

Best Regards,

Casey

Interface

Interface forum

DS90UB948-Q1: Does it support out put timing with hsync,hfp,hbp > 255