• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 251 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDS181: Asking for the TMDS181 questions

SHH
Mastermind 32196 points
Part Number: TMDS181

 

Hi Sir,

 

My customer would like design TMDS181

Would you please provide your comment for questions?

  1. Is there any way to know the TMDS181 HDMI OUT timing information? i.e. Htotal and VTotal?
  2. IS there any way to know TMDS181 OUT no signal output status?

 

 

BR,

SHH

  • 0
    TI__Guru**** 177676 points

    Hi, SHH

    No, the TMDS181 does not know the Htotal, Vtotal, or the output no signal status.

    Thanks

    David

  • 0 in reply to David (ASIC) Liu
    TI__Mastermind 32196 points

    Hi David,

    Thanks for feedback.

    Here is the customer design block diagram. The issue is platform has the three issue on display.

    1. Random black display on the platform (30~40% fail rate)
    2. No HDMI signal (low fail rate)
    3. If the platform can display on panel, the display has the noise.

    If customer connect Chroma to platform, the platform display normal w/o noise.

     

     

    Would you please review the register setting and provide suggestion for this issue?

    Thanks for help!

    BR,

    SHH

  • 0 in reply to SHH
    TI__Guru**** 177676 points

    SHH

    1. I would leave the EQ to be adaptive -> Register 0x0A bit 5

    2. For 4k@60Hz, the TMDS_CLK_RATIO_STATUS needs to be 1 base on the DDC snoop, and the TX_TERM needs to be set to 0x11 (75-150ohm termination). How are they implementing the DDC bus in their design?

    Thanks

    David