Hello,
For the DP83561-SP, what is the electrical interface of the RGMII/MII between the FPGA and the PHY?
Kind Regards,
Rajan
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
For the DP83561-SP, what is the electrical interface of the RGMII/MII between the FPGA and the PHY?
Kind Regards,
Rajan
Hi Rajan,
I don't fully understand your question. Are you asking how to connect an FPGA to the PHY? They can be connected with copper traces if they are on the same PCB, or if they're on separate boards they can be connected via wires. Please review the layout guidelines in the datasheet for routing MAC interface traces.
Thanks,
Lucas
All information in this correspondence and in any related correspondence is provided “AS IS” and “with all faults”, and it is subject to TI’s Important Notice (www.ti.com/.../important-notice.shtml).
Lucas,
What is the electrical signalling format of the RGMII/MII between the FPGA and the PHY, e.g. LVCMOS3V3, LVCMOS1V8, LVDS etc ....
I'm trying to understand what FPGA I/O bank and what I/O standard to use ...
Kind Regards,
Rajan.
Hi Rajan,
The electrical signalling format for RGMII/MII is LVCMOS. It follows all 3 supported VDDIO levels (3V3, 2V5, 1V8), depending on what is used on the PHY.
Please let me know if you have any other questions, otherwise I'll close the thread.
Thanks,
Lucas
All information in this correspondence and in any related correspondence is provided “as is” and “with all faults”, and it is subject to TI’s Important Notice (http://www.ti.com/corp/docs/legal/important-notice.shtml).
Lucas,
What do you mean by, 'depending on what is used on the PHY'?
Do different functions within the PHY use different I/O types?
Thank you,
Rajan
Hi Rajan,
Just to clarify, PHY function is the same across all VDDIO levels. The PHY supports 3 different VDDIO levels to provide flexibility for the customer.
Does this answer question?
Thanks,
Lucas
All information in this correspondence and in any related correspondence is provided “as is” and “with all faults”, and it is subject to TI’s Important Notice (http://www.ti.com/corp/docs/legal/important-notice.shtml).