DP83TC811S-Q1: Is BMSR bit 12~15 always zero even T1 link success?

Hi Gibbs,

Yes, it is expected that all 4 bits should always read 0. The DP83TC811 is a 100BASE-T1 PHY supporting IEEE802.3bw. This PHY is not compliant with 100BASE-TX or 10BASE-T standards as it is only a single speed, single pair PHY.

Thanks,

Lucas

All information in this correspondence and in any related correspondence is provided “as is” and “with all faults”, and it is subject to TI’s Important Notice (http://www.ti.com/corp/docs/legal/important-notice.shtml).