This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI84: no display on panel but test pattern is ok

Part Number: SN65DSI84
Other Parts Discussed in Thread: SN65DSI83

Hi Team,

My customer got issue with M101GWWF panel, they can not get image from DSI bus but ok with test pattern.

It was work with XT70618 panel but doesn't work after change to M101GWWF, 

Below is customer initial setting and panel spec. 

Would you help us check if there is mistake with the setting below? thanks a lot. 

 

       panel-timing {

              clock-frequency = <72400000>; // 70,0 ~ 76,6

              hactive = <1280>;

              vactive = <800>;

              hback-porch = <88>;

              hfront-porch = <70>;

              vback-porch = <21>;

              vfront-porch = <15>;

              hsync-len = <2>;

              vsync-len = <2>;

       };

 

       port {

              m101gwwf_from_bridge: endpoint {

                     remote-endpoint = <&bridge_to_m101gwwf>;

              };

       };

};

 

[    2.318577] sn65dsi83 2-002c: 0x20: 0x00: CHA_ACTIVE_LINE_LENGTH_LOW

[    2.318584] sn65dsi83 2-002c: 0x21: 0x05: CHA_ACTIVE_LINE_LENGTH_HIGH

[    2.318589] sn65dsi83 2-002c: 0x24: 0x20: CHA_VERTICAL_DISPLAY_SIZE_LOW

[    2.318596] sn65dsi83 2-002c: 0x25: 0x03: CHA_VERTICAL_DISPLAY_SIZE_HIGH

[    2.318602] sn65dsi83 2-002c: 0x28: 0x21: CHA_SYNC_DELAY_LOW

[    2.318608] sn65dsi83 2-002c: 0x29: 0x00: CHA_SYNC_DELAY_HIGH

[    2.318615] sn65dsi83 2-002c: 0x2c: 0x02: CHA_HSYNC_PULSE_WIDTH_LOW

[    2.318621] sn65dsi83 2-002c: 0x2d: 0x00: CHA_HSYNC_PULSE_WIDTH_HIGH

[    2.318628] sn65dsi83 2-002c: 0x30: 0x02: CHA_VSYNC_PULSE_WIDTH_LOW

[    2.318634] sn65dsi83 2-002c: 0x31: 0x00: CHA_VSYNC_PULSE_WIDTH_HIGH

[    2.318641] sn65dsi83 2-002c: 0x34: 0x58: CHA_HORIZONTAL_BACK_PORCH

[    2.318647] sn65dsi83 2-002c: 0x36: 0x15: CHA_VERTICAL_BACK_PORCH

[    2.318654] sn65dsi83 2-002c: 0x38: 0x46: CHA_HORIZONTAL_FRONT_PORCH

[    2.318666] sn65dsi83 2-002c: 0x3a: 0x0f: CHA_VERTICAL_FRONT_PORCH

[    2.318672] sn65dsi83 2-002c: 0x3c: 0x00: CHA_TEST_PATTERN

[    2.318679] sn65dsi83 2-002c: 0x18: 0x1a: LVDS1

[    2.318685] sn65dsi83 2-002c: 0x19: 0x05: LVDS2

[    2.318691] sn65dsi83 2-002c: 0x1a: 0x03: LVDS3

[    2.318697] sn65dsi83 2-002c: 0x1b: 0x00: LVDS4

[    2.318701] sn65dsi83 2-002c: 0x10: 0x26: DSI1

[    2.318705] sn65dsi83 2-002c: 0x11: 0x00: DSI2

[    2.318714] sn65dsi83 2-002c: 0x12: 0x2c: DSI3

[    2.339319] sn65dsi83 2-002c: 0xe5: 0x01: ERR_STAT

[    2.343285] sn65dsi83 2-002c: Locked PLL