• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: What is behavior of Link-down?

Motoyasu Hattori
Genius 10965 points
Part Number: XIO2001

Hi,
According to PLX PEX8112 datasheet, we can see the following:

Primary Reset Due to Data Link Down

When the PEX8112 primary bus (PCI Express) remains in standard operation and, for whatever reason, the link is down, the Transaction and Data Link Layers enter the DL_Down state.
The PEX8112 discards all transactions being processed and returns all registers, state machines and externally observable state internal logic to the state-specified default or initial conditions. In addition, the entry of the primary bus (PCI Express) into DL_Down status initiates a reset of the PCI Bus, using the PCIRST# signal.

How about XIO2001?  Please let us know the behavior of this above condition.

Thanks and best regards,
M.HATTORI.

  • 0
    TI__Guru* 93670 points

    Greetings,

    Per PCIe specifications, DL_DOWN status indicates connection with the other components has been lost. In this case, XIO2001 goes into default state initializing buffer or internal states. Therefor XIO2001 follows the same procedure as PCIe specification. Please note XIO2001 has some errata. Please send me a friend request along with your company email so we can forward you this errata list against PCIe specifications.

    Regards ,, Nasser