• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLIN1028-Q1: Capacitor at RST output

Atsushi Hirai
Expert 4870 points
Part Number: TLIN1028-Q1
Other Parts Discussed in Thread: STRIKE

Hi team,

My customer did an ESD test for TLIN1028-Q1 LIN cable. Their LIN trace does not have TVS.

When they force a ESD strike to LIN cable, their MCU was reset by RST output of this device.

Since they cannot change their PCB due to the project schedule, and their RST trace has a dummy pad for capacitor, they put 0.1uF capacitor at RST trace and it improved the MCU reset phenomenon. It may keep 5V by capacitor even though RST output Low momently.

Could you give me your advice whether is it okay that they put 0.1uF capacitor at RST trace?

If the stress is too high, they can accept to reduce the capacitance to 4700pF.

Best Regards,

  • +1
    TI__Guru 74252 points

    Hirai-san,

    It is okay that they place a 0.1uF capacitor on the RST trace, stress isn't the issue here. But this is just masking the issue of the ESD strike causing VCC to go under voltage. In the event that VCC truly does go undervoltage, the capacitor wouldn't be able to mask that, it's only able to mask the transient dip caused by the ESD strike.

    So, in regards to stressing the pin, 0.1uF is okay, but we need to know from the customer if it is okay that they are essentially masking a reset condition during an ESD strike.

    Regards,

    Eric Hackett